1,885
edits
Changes
no edit summary
|Aarch64 Registers||What are the names and sizes of all of the Aarch64 registers? Why are they named this way? Which ones have special significance, unusual operation, or are required for specific operations?|| Edwin Lum|| ||
|-
|Absolute addressing Address and Immediate immediate values on Aarch64||In Aarch64 systems, the size of each instruction is limited to 64 32 bits. Since some bits are required to encode the operation, addressing mode, and registers, the number of bits available to specify an address or immediate value (constant) are limitedmuch less than the 64 bits required for a full address or integer value on this on this architecture. How are constant values represented, and what are the limitations on the values that can be includedspecified? How can you work around these limitations?|| || ||
|-
|NASM Syntax||What is NASM, and what are the basic rules of NASM syntax? How do you use preprocessor directives (such as #include and #define) or equivalent?|| Omid Djahanpour|| ||
