Instruction Set Architecture
Revision as of 12:40, 26 September 2019 by Chris Tyler (talk | contribs)
The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the addressing modes available, and the encoding of those instructions as machine code.