117
edits
Changes
→Platform and I/O
• Completely remove the need for Dynamic Random Access Memory (DRAM). • Low inbound read and write latencies that allow for high throughput. • Reduced DRAM bandwidth and power consumption.
Depending on implementation, there can be the potential for non-optimal code performance. The areas that can be tuned are the Topology configuration, and L3 cache management.
