Open main menu

CDOT Wiki β

Changes

Fall 2022 SPO600 Weekly Schedule

1,829 bytes added, 09:42, 5 October 2022
no edit summary
=== Week 4 Deliverables ===
* September blogs are due this weekend (Sunday, October 2 at 11:59 pm)
 
== Week 5 ==
 
=== Week 5 - Class I ===
 
==== Video ====
* Class Summary Video - Will be posted after editing
 
==== Resources ====
* [[Assembly Language]]
* [[ELF]] file format
* [[X86_64 Register and Instruction Quick Start]]
* [[Aarch64 Register and Instruction Quick Start]]
* ARM 64-bit CPU Instruction Set and Software Developer Manuals
* ARM Aarch64 documentation
** [http://developer.arm.com/ ARM Developer Information Centre]
*** [https://developer.arm.com/docs/den0024/latest ARM Cortex-A Series Programmer’s Guide for ARMv8-A]
*** The ''short'' guide to the ARMv8 instruction set: [https://www.element14.com/community/servlet/JiveServlet/previewBody/41836-102-1-229511/ARM.Reference_Manual.pdf ARMv8 Instruction Set Overview] ("ARM ISA Overview")
*** The ''long'' guide to the ARMv8 instruction set: [https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile] ("ARM ARM")
** [https://developer.arm.com/docs/ihi0055/latest/procedure-call-standard-for-the-arm-64-bit-architecture Procedure Call Standard for the ARM 64-bit Architecture (AArch64)]
* x86_64 Documentation
** [https://developer.amd.com/resources/developer-guides-manuals/ AMD Developer Guide and Manuals](see the AMD64 Architecture section, particularly the ''AMD64 Architecture Programmer’s Manual Volume 3: General Purpose and System Instructions'')
** [http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html Intel Software Developers Manuals]
* GAS Manual - Using as, The GNU Assembler: https://sourceware.org/binutils/docs/as/
 
==== Lab 4 ====
* [[SPO600 64-bit Assembly Language Lab]] (Lab 4)
 
=== Week 5 Deliverables ===
* [[SPO600 64-bit Assembly Language Lab|Lab 4]]
 
<!-- Memory System Design - Paging ; Memory - Cache/Numa ; Memory - Observability, Barriers -->