Open main menu

CDOT Wiki β

Changes

GPU621/False Sharing

5 bytes removed, 12:57, 5 December 2021
m
Cache Coherence and Cache Line
[[File:cache_coherence.png|right|500px|thumb|Cache structure in a multi-processor system with shared memory.]]
Each processor has their own local cache. When data is needed, a fixed block blocks of memory is are transferred to the cache; this these block is are known as a cache linelines.
However, if they each modify their own copy, how do we know which one is correct? We can’t store all the different versions or pick a random one to be the correct version, this would create havoc in our computer systems.
83
edits