Difference between revisions of "Fedora ARM Secondary Architecture/SheevaPlug"

From CDOT Wiki
Jump to: navigation, search
Line 1: Line 1:
  
== '''SheevaPlug Specifications''' ==
+
# == SheevaPlug Specifications ==
  
Sheeva CPU Core
+
# '''Sheeva CPU Core'''
  
1.2 GHz operation
+
# 1.2 GHz operation
L1 Cache: 16K Instruction + 16K Data
 
L2 Cache: 256KB
 
  
Memory
+
# L1 Cache: 16K Instruction + 16K Data
  
DDR2 400MHz, 16-bit bus
+
# L2 Cache: 256KB
512MB DDR2: 1Gb x8, 4 devices
 
Power efficient Samsung devices
 
NAND FLASH Controller, 8-bit bus
 
512MB NAND FLASH: 4Gb x8, direct boot
 
128-bit eFuse Memory
 
  
Power
+
# '''Memory'''
  
Power input: 100-240VAC/50-60Hz 19W
+
# DDR2 400MHz, 16-bit bus
DC Consumption: 5V/3.0A
 
High efficiency POL DC-DC converters
 
Development Interface
 
  
System Development Board
+
# 512MB DDR2: 1Gb x8, 4 devices
JTAG and Console Interface via USB
 
SDIO expansion
 
JTAG OpenOCD support via USB
 
High speed I/O & Peripherals
 
  
GE, USB 2.0 Host
+
# Power efficient Samsung devices
RTC w/ Battery
+
 
UL/CE/FCC certified
+
# NAND FLASH Controller, 8-bit bus
 +
 
 +
# 512MB NAND FLASH: 4Gb x8, direct boot
 +
 
 +
# 128-bit eFuse Memory
 +
 
 +
 
 +
 
 +
# '''Power
 +
 
 +
# '''
 +
 
 +
#* Power input: 100-240VAC/50-60Hz 19W
 +
# DC Consumption: 5V/3.0A
 +
#* High efficiency POL DC-DC converters
 +
 
 +
 
 +
# <div>'''Development Interface
 +
 
 +
# '''</div>
 +
 
 +
#* System Development Board
 +
#* JTAG and Console Interface via USB
 +
#* SDIO expansion
 +
#* JTAG OpenOCD support via USB
 +
 
 +
# <div>'''High speed I/O & Peripherals '''</div>
 +
 
 +
#* GE, USB 2.0 Host
 +
#* RTC w/ Battery
 +
 
 +
# <font color="#000000">'''UL/CE/FCC certified'''</font>
  
  

Revision as of 15:11, 16 April 2010

  1. == SheevaPlug Specifications ==
  1. Sheeva CPU Core
  1. 1.2 GHz operation
  1. L1 Cache: 16K Instruction + 16K Data
  1. L2 Cache: 256KB
  1. Memory
  1. DDR2 400MHz, 16-bit bus
  1. 512MB DDR2: 1Gb x8, 4 devices
  1. Power efficient Samsung devices
  1. NAND FLASH Controller, 8-bit bus
  1. 512MB NAND FLASH: 4Gb x8, direct boot
  1. 128-bit eFuse Memory


  1. Power
    • Power input: 100-240VAC/50-60Hz 19W
  1. DC Consumption: 5V/3.0A
    • High efficiency POL DC-DC converters


  1. Development Interface
    • System Development Board
    • JTAG and Console Interface via USB
    • SDIO expansion
    • JTAG OpenOCD support via USB
  1. High speed I/O & Peripherals
    • GE, USB 2.0 Host
    • RTC w/ Battery
  1. UL/CE/FCC certified


For more information

Accessing SheevaPlug from a Windows box

Connecting to the Sheevaplug Using Windows


Installing F12 on an SD and booting from the SheevaPlug

Installing F12 on an SD

Configuring U-boot

Retrieved from "https://wiki.cdot.senecapolytechnic.ca/w/index.php?title=Fedora_ARM_Secondary_Architecture/SheevaPlug&oldid=38239"