Difference between revisions of "Instruction Set Architecture"
Chris Tyler (talk | contribs) |
Chris Tyler (talk | contribs) |
||
| Line 1: | Line 1: | ||
| − | [[Category:Computer Architecture]]The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding of those instructions | + | [[Category:Computer Architecture]]The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding]] of those instructions as [[Machine Language|machine code]]. |
Revision as of 00:31, 10 November 2015
The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the encoding of those instructions as machine code.
