Difference between revisions of "Instruction Set Architecture"
Chris Tyler (talk | contribs) |
Chris Tyler (talk | contribs) |
||
| (5 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | [[Category:Computer Architecture]] | + | [[Category:Computer Architecture]]The Instruction Set Architecture of a processor is the set of [[Instruction|instructions]] which that processor can execute, the [[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding]] of those instructions as [[Machine Language|machine code]]. |
Latest revision as of 11:40, 26 September 2019
The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the addressing modes available, and the encoding of those instructions as machine code.
