Difference between revisions of "Fedora ARM Secondary Architecture/SheevaPlug"

From CDOT Wiki
Jump to: navigation, search
Line 9: Line 9:
  
 
Memory
 
Memory
 +
 
DDR2 400MHz, 16-bit bus
 
DDR2 400MHz, 16-bit bus
 
512MB DDR2: 1Gb x8, 4 devices
 
512MB DDR2: 1Gb x8, 4 devices
Line 17: Line 18:
  
 
Power  
 
Power  
 +
 
Power input: 100-240VAC/50-60Hz 19W
 
Power input: 100-240VAC/50-60Hz 19W
 
DC Consumption: 5V/3.0A
 
DC Consumption: 5V/3.0A
 
High efficiency POL DC-DC converters
 
High efficiency POL DC-DC converters
 +
Development Interface
  
Development Interface
 
 
System Development Board
 
System Development Board
 
JTAG and Console Interface via USB
 
JTAG and Console Interface via USB
 
SDIO expansion
 
SDIO expansion
 
JTAG OpenOCD support via USB
 
JTAG OpenOCD support via USB
 +
High speed I/O & Peripherals
  
High speed I/O & Peripherals
 
 
GE, USB 2.0 Host
 
GE, USB 2.0 Host
 
RTC w/ Battery
 
RTC w/ Battery
 +
UL/CE/FCC certified
  
UL/CE/FCC certified
 
  
  

Revision as of 15:09, 16 April 2010

SheevaPlug Specifications

Sheeva CPU Core

1.2 GHz operation L1 Cache: 16K Instruction + 16K Data L2 Cache: 256KB

Memory

DDR2 400MHz, 16-bit bus 512MB DDR2: 1Gb x8, 4 devices Power efficient Samsung devices NAND FLASH Controller, 8-bit bus 512MB NAND FLASH: 4Gb x8, direct boot 128-bit eFuse Memory

Power

Power input: 100-240VAC/50-60Hz 19W DC Consumption: 5V/3.0A High efficiency POL DC-DC converters Development Interface

System Development Board JTAG and Console Interface via USB SDIO expansion JTAG OpenOCD support via USB High speed I/O & Peripherals

GE, USB 2.0 Host RTC w/ Battery UL/CE/FCC certified


For more information

Accessing SheevaPlug from a Windows box

Connecting to the Sheevaplug Using Windows


Installing F12 on an SD and booting from the SheevaPlug

Installing F12 on an SD

Configuring U-boot