Difference between revisions of "Instruction Set Architecture"
Chris Tyler (talk | contribs) |
Chris Tyler (talk | contribs) |
||
| Line 1: | Line 1: | ||
| − | [[Category:Computer Architecture]]{{Chris Tyler Draft}}The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the addressing modes available, and the encoding of those instructions as [[Machine Language|machine code]]. | + | [[Category:Computer Architecture]]{{Chris Tyler Draft}}The Instruction Set Architecture of a processor is the set of instructions which that processor can execute, the [[[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding of those instructions]] as [[Machine Language|machine code]]. |
Revision as of 00:30, 10 November 2015
This is a draft only!
It is still under construction and content may change. Do not rely on this information.
It is still under construction and content may change. Do not rely on this information.
